
Natl Ph Entry of PCT/FR05/00323
Inventor: Chouki AKTOUF
Filed: 08/11/2006
Title: Method for Creating HDL
Description Files of Digital Systems,...
SHEET 1 of 8



```
S_O grant_o CLOCK 35 std_logid_vector (3:0) bo3 BEHAV /signal-variable non horloge-synchronisation type taille non-entité non-architecture / VAR coda0 CLOCK 35 std_logid_vector (2:0) bo3 BEHAV VAR coda1 CLOCK 35 std_logid_vector (2:0) bo3 BEHAV VAR coda2 CLOCK 35 std_logid_vector (2:0) bo3 BEHAV VAR coda3 CLOCK 35 std_logid_vector (2:0) bo3 BEHAV VAR fu1 CLOCK 35 std_logid (0:0) bo3 BEHAV VAR fu2 CLOCK 35 std_logid (0:0) bo3 BEHAV VAR fu3 CLOCK 35 std_logid (0:0) bo3 BEHAV VAR fu3 CLOCK 35 std_logid (0:0) bo3 BEHAV VAR grant CLOCK 35 std_logid (0:0) bo3 BEHAV VAR ru1 CLOCK 35 std_logid (0:0) bo3 BEHAV VAR ru2 CLOCK 35 std_logid (0:0) bo3 BEHAV VAR ru2 CLOCK 35 std_logid (0:0) bo3 BEHAV VAR ru2 CLOCK 35 std_logid (0:0) bo3 BEHAV VAR ru3 CLOCK 35 std_logid (0:0) bo3 BEHAV VAR ru4 CLOCK 35 s
```

```
MEM File

S_O A_O_OUT CLOCK 20 REG (7:0) example 4 processes
S_O B_O_OUT CLOCK 26 REG (7:0) example 4 processes
S_O C_O_OUT CLOCK 35 REG (7:0) example 4 processes
S_O D_O_OUT CLOCK 44 REG (7:0) example 4 processes
PROCESS 4
ROFF
```

Natl Ph Entry of PCT/FR05/00323 Inventor: Chouki AKTOUF Filed: 08/11/2006 Title: Method for Creating HDL Description Files of Digital Systems,... SHEET 2 of 8

```
HDL File
```

FIG.2

Natl Ph Entry of PCT/FR05/00323 Inventor: Chouki AKTOUF Filed: 08/11/2006 Title: Method for Creating HDL

Description Files of Digital Systems,... SHEET 3 of 8

```
CERANT 1 [ see and | gingle_Like ]

EST 2 | see and | gingle_Like ]

EST 3 | see and | gingle_Like ]

EST 4 | see and | gingle_Like ]

EST 5 | see and | se
                                                                                                                                                                                                               CHRRIET 1 ( 1640 | /Elpe-d'outifé menou-de-ligne nom-de-l'acette /
NES 2 ( 1640 etd.logie_lifé )
ENTETY 4 bol
DECLMENTES 7 ( CLOCK ) INOT etd.logic (0:0) AFFECTED_SY ( ) /Eype
                                                                                                                                                                                                                                                                                                                                                        SCOCK ) DWGF and logic (0:0) AFFSCERO_SY ( ) /Type-danterstion numerolique anti-object and
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 FIG.3
VIF File
```

Inventor: Chouki AKTOUF
Filed: 08/11/2006
Title: Method for Creating HDL
Description Files of Digital Systems,...
SHEET 4 of 8

```
// Example of Multiple Processes Verilog sans scan
module example_4_processes (RESET, CLOCK, ENABLE, D_IN,
                   A_Q_OUT, B_Q_OUT, C_Q_OUT, D_Q_OUT);
input RESET, CLOCK, ENABLE;
input
             [7:0] D_IN;
output
             [7:0] A_Q_OUT;
output
             [7:0] B_Q_OUT,
output
             [7:0] C_Q_OUT;
output
             [7:0] D_Q_OUT;
reg
             [7:0] A Q OUT;
reg
             [7:0] B Q OUT;
reg
             [7:0] C_Q OUT;
reg
             [7:0] D_Q_OUT;
     // D flip-flop
    always @(posedge CLOCK)
    begin
        A_Q_{OUT} = D_{IN};
    end
    // Flip-flop with asynchronous reset
    always @ (posedge CLOCK)
    begin
        if (RESET)
                                                               HDL File
            B_Q_OUT = 8'b00000000;
            else.
               B_Q_OUT = D_IN;
    end
    // Flip-flop with asynchronous set
    always @ (posedge CLOCK)
    begin
        if (RESET)
            C_O_OUT = 8'b11111111;
            else
                C_O_OUT = D_IN;
    end.
    //Plip-flop with asynchronous reset & clock enable
    always @ (posedge CLOCK)
    begin
            if (RESET)
                 D_Q_OUT = 8'b00000000;
            else if (ENABLE)
                 D_Q_OUT = D_IN;
    end
endmodule
                        FIG.4
```

ROP

Inventor: Chouki AKTOUF
Filed: 08/11/2006
Title: Method for Creating HDL
Description Files of Digital Systems,...
SHEET 5 of 8

```
NODULE 5 example 4 processes { A Q OUT B Q OUT CLOCK C Q OUT D IN D Q OUT ENABLE RESET }

RESET }

DECLARATION 7 INPUT 50:05 { CLOCK ENABLE RESET }

DECLARATION 8 INPUT 57:05 { D IN }

DECLARATION 9 CUTPUT 57:05 { D Q OUT }

DECLARATION 10 OUTPUT 57:05 { C Q OUT }

DECLARATION 11 OUTPUT 57:05 { C Q OUT }

DECLARATION 12 OUTPUT 57:05 { D Q OUT }

DECLARATION 12 OUTPUT 57:05 { D Q OUT }

DECLARATION 13 EED 57:05 { D Q OUT }

DECLARATION 14 EED 57:05 { D Q OUT }

DECLARATION 17 RED 57:05 { D Q OUT }

DECLARATION 17 RED 57:05 { D Q OUT }

DECLARATION 18 RED 97:05 { D Q OUT }

DECLARATION 18 RED 97:05 { D Q OUT }

DECLARATION 19 REDE 57:05 { D Q OUT }

DECLARATION 19 REDE 57:05 { D Q OUT }

PROCESS 20 { CLOCK }

SINCED CLK 20 { CLOCK }

SINCED CLK 20 { CLOCK }

SINCED CLK 26 { CLOCK }

SINCED CLK 26 { CLOCK }

SINCED CLK 26 { CLOCK }

INSTRUCTION 28 APPECT { B Q OUT } APPECTED BY { D IN }

RESTRUCTION 29 ELEGT

INSTRUCTION 30 ELEGT

INSTRUCTION 37 APPECT { B Q OUT } APPECTED BY { D IN }

RESTRUCTION 37 APPECT { C Q OUT } APPECTED BY { }

INSTRUCTION 38 APPECT { C Q OUT } APPECTED BY { }

INSTRUCTION 39 ELEGT

INSTRUCTION 40 APPECT { C Q OUT } APPECTED BY { }

INSTRUCTION 47 APPECT { C Q OUT } APPECTED BY { }

INSTRUCTION 47 APPECT { D Q OUT } APPECTED BY { }

INSTRUCTION 47 APPECT { D Q OUT } APPECTED BY { D IN }

INSTRUCTION 47 APPECT { D Q OUT } APPECTED BY { D IN }

INSTRUCTION 47 APPECT { D Q OUT } APPECTED BY { D IN }

INSTRUCTION 47 APPECT { D Q OUT } APPECTED BY { D IN }

INSTRUCTION 48 PROCESS 50

ENDMINUEL 25 EXAMPLE 4 EXCOCRBREE
```

FIG.5

Natl Ph Entry of PCT/FR05/00323 Inventor: Chouki AKTOUF Filed: 08/11/2006 Title: Method for Creating HDL Description Files of Digital Systems,... SHEET 6 of 8

Scanned HDL File

FIG.8

Natl Ph Entry of PCT/FR05/00323 Inventor: Chouki AKTOUF Filed: 08/11/2006 Title: Method for Creating HDL Description Files of Digital Systems,... SHEET 7 of 8

```
Il troppe at theiriphs tracers well of
                                                                                                                                                                                                                                                                                           ಯಾವುಕ್ಕಿಕೆ ನೀಡಲುಕ್ಕಾ 1 ತಲ್ಲೂಡಿ, ಸಲಸ್ಕರ್ಷಾಗಿ ೧೦೩, ನಿಲ್ಲಾ ೧೪೩, ನಿಲ್ಲಾ ೧೪೩, ತಲ್ಲಿ ೧೪೩೩, ತಿಲ್ಲೂ ೧೩, ತಿಲ್ಲಾ ೧೩, ನಿಲ್ಲಾ ೧೩, ಕಿಲ್ಲಾ ೧೩, ಕಿಲ್ಲಿ ೧೩, ಕಿಲ್ಲಾ ೧೩, ಕಿ
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               FIG.9
Scanned
HDL File
                                                                                                                                                                                                                                                                                                                                eter
Barbet - Briss
                                                                                                                                                                                                                                                                 I/and some entitless
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       BEST AVAILABLE COPY
```

Nati Ph Entry of PCT/FR05/00323
Inventor: Chouki AKTOUF
Filed: 08/11/2006
Title: Method for Creating HDL
Description Files of Digital Systems,...
SHEET 8 of 8

